לוח משרות דרושים פיתוח חומרה

required Silicon and Package Technology Engineer
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Google's mission is to organize the world's information and make it universally accessible and useful. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.


As a Silicon and Package Technology Engineer, you will be responsible for the design and characterization of signal and power integrity of our Integrated Circuit (IC) designs. You will design the external electrical interfaces of the device, from their Signal/Power-integrity and electrical usage perspectives. You'll set up methodologies, perform simulations, silicon characterization and correlations to ensure our IC designs meet systems design budgets and achieve the highest performance. You will work with systems architects, ASIC design, systems engineers, and partner cross-functionally with teams and external vendors/partners.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Own the electrical aspect of integrating advanced Physical IPs (e.g., PLLs, SERDES, DDR and GPIOs).
Run Advanced Electrical Analysis using HSPICE/other circuit simulators.
Own chip/package electrical analysis, timing analysis, PDN design and creation of package design templates, guidelines and sign-off criteria.
Drive package trial layouts for physical/electrical aspects investigations.
Run deep and thorough electrical analysis in the lab using advanced measurement equipment.

required Hardware Emulation Engineer, Google Cloud
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

As a Hardware Emulation Engineer, you will help develop and maintain emulation infrastructure, tools, and workflow methodologies supporting ASIC projects. You will provide excellent emulation infrastructure and methodologies for supporting these projects.

In this role, you will work directly with other emulation team members as well as designers, verification engineers, and Software teams. You will work with external vendors, lab support teams, networking, security, electronic design automation (EDA) tooling, and methodology teams to deliver emulation based prototyping capabilities for ASIC projects. You will also assist in compiling projects specifying prototyping platforms, debugging issues in both infrastructure and design, and assisting in the hardware, lab bring up, and verification of ASIC systems.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Help maintain and upgrade emulation infrastructure and act as a primary interface to emulation vendors.
Explore emulation methodologies, gather feedback from the team, and implement emulation workflows and methodologies.
Create tooling and automation to support emulation EDA tools, licensing, and job management in Google infrastructure.
Support Emulation team members with debugging hardware, tooling, and project specific issues.
Help bring up external interfaces (e.g., USB, PCIe, Ethernet, etc.) on the emulation platforms, and create standalone test cases for tool issues encountered in the emulation compile and runtime flows.

required Formal Verification Engineer, Google Cloud
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Our mission at Google System Infrastructure is to build the best cloud in the world for Google services and for Google Cloud customers, by solving real world business challenges of performance, cost, and scale, utilizing unique hardware, software, and system solutions. To better serve the rapidly evolving cloud needs, Google is establishing a team in Israel to develop custom chips for servers. In this role, you'll perform formal verification of design properties of complex ASIC designs. You will collaborate closely with design and verification engineers to define meaningful properties that capture the design intent of a logic block and constraints on its input stimulus. You'll also help define and improve design and verification methodologies that allow you to achieve formal verification closure.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities
Plan the formal verification strategy and create the properties and constraints for complex digital design blocks.
Utilize formal property verification tools combined with formal verification closure techniques to verify properties.
Resolve difficult to verify properties. Contribute improvements to methodologies to enhance formal verification results.
Architect and implement reusable formal verification components.

required Senior Emulation Verification Engineer, Google Cloud
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Develop, execute, and debug full-chip/System on a Chip (SoC) tests on Emulation platforms.
Work with architects, designers, software, pre- and post-silicon verification engineers to develop test plans and coverage.
Work with software and post-silicon validation teams to reproduce failures on emulation.
Explore new verification and emulation methodologies and implement them.

required CPU Design Integration Lead, Google Cloud
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Define and drive the RTL changes required for physical reference design, coding of memories, coding of partitions, SCAN insertion and MBIST definition, external IPs insertion per the SOC definition (thermal sensors, aging IPs, etc).
Drive the process and delivery of a basic physical reference design, definition of partitions, floor plan, library and IPs selection, DFT integration, etc.
Own all aspects of IP readiness for SOC integration and coordination with the SOC owners.
Resolve complex technical issues that arise during the chip development process. Ensure chip quality by implementing best practices and implementing quality control measures.
Be responsible for project development with the highest Quality, deal with issues as they arise through design and implementation.

required Silicon Hardware Technology Engineer
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

As a Silicon Hardware Technology Engineer, you will be performing electrical in-depth characterization of third-party IPs for our design (SerDes, PLL, DDR, GPIOs, LDOs, etc.), as a critical part of the third-party IP selection process.

In this role, you will work with systems architects, ASIC designers, systems engineers, and partners cross-functionally with teams and external vendors/partners.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities
Own the electrical aspects of the IP selection process for various analog IPs such as SERDES, DDR, D2D, GPIOs, PLLs, LDOs etc.
Run advanced Electrical Analysis of these IPs using HSPICE/Other circuit simulators.
Run through electrical characterization of these IPs in the Lab using the most advanced measurement equipment.

required Physical Design Engineer, Static Timing Analysis
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Work closely with multiple teams like architecture, Logic Design, DFT, and physical design from early stages to define and implement constraints for the various modes through timing convergence to full signoff.
Define overall Static Timing Analysis (STA) methodology, STA infrastructure, and sign-off convergence flows.