דף הבית » משרות לפי חברות » דרושים Google Israel
Google Israel

    דרושים Google Israel

    המשרות שלנו (32)
    תחום עיסוק
    חומרה / תוכנה
    כמות עובדים
    מעל 100
    שנת הקמה
    1998

    עוד עלינו

    משרות Google Israel

    הצעות עבודה
    מתוך 4
    נמצאו 32 משרות
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Haifa and Merkaz
    Job Type: Full Time
    As a Senior Design Verification Engineer, you will be a part of Research and Development team to verify digital designs, develop constrained-random test environments and drive system testing to closure. You will collaborate with design and verification teams, manage the verification life-cycle and uncover bugs through corner-case testing.The AI and Infrastructure team is redefining whats possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
    We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

    Responsibilities
    Plan and execute the verification of digital design blocks by understanding specifications and working with design engineers to define key verification scenarios.
    Develop and refine random verification environments using SystemVerilog/UVM or Specman to ensure effective test coverage.
    Define and implement various coverage measures to capture stimulus and corner-case scenarios.
    Collaborate with design engineers to debug tests and ensure functional correctness of design blocks.
    Drive coverage analysis to identify verification gaps and demonstrate progress towards tape-out.
    Requirements:
    Bachelor's degree in Electrical Engineering or equivalent practical experience.
    8 years of experience verifying digital logic at Register-Transfer Level (RTL) using SystemVerilog or Specman/E for Field Programmable Gate Arrays (FPGAs) or Application-specific integrated circuit (ASICs).
    Experience with Central Processing Unit (CPU) implementation, assembly language, or compute System on a Chip (SOC).
    Experience verifying digital systems using standard IP components/interconnects (e.g., microprocessor cores, hierarchical memory subsystems).
    Experience creating and using verification components and environments in standard verification methodology.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125589
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Haifa and Merkaz
    Job Type: Full Time
    We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

    Responsibilities
    Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
    Create and enhance constrained-random verification environments using SystemVerilog or formally verify designs with SystemVerilog Assertions (SVA) and industry leading formal tools.
    Identify and write all types of coverage measures for stimulus and corner-cases.
    Debug tests with design engineers to deliver functionally correct design blocks.
    Apply close coverage measures to identify verification holes and to show progress towards tape-out.
    Requirements:
    Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
    1 year of experience creating and using verification components and environments in standard verification methodology.
    Experience verifying digital logic at Register Transfer Level (RTL) level using SystemVerilog or Specman/E for Field Programmable Gate Arrays or ASICs.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125583
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Merkaz
    Job Type: Full Time
    In this role, you will unlock insights from Data, process, anonymize, and analyze massive datasets to reveal trends in near real-time. You will design and develop intuitive and powerful front-end interfaces with compelling visualizations. You will seek new ways to surface meaningful trends, enhance the user experience, and partner with teams across Google to tell data-driven stories.

    Google is an engineering company at heart. We hire people with a broad set of technical skills who are ready to take on some of technology's greatest challenges and make an impact on users around the world. At Google, engineers not only revolutionize search, they routinely work on scalability and storage solutions, large-scale applications and entirely new platforms for developers around the world. From Google Ads to Chrome, Android to YouTube, social to local, Google engineers are changing the world one technological achievement after another.

    Responsibilities
    Write product or system development code.
    Participate in, or lead design reviews with peers and stakeholders to decide amongst available technologies.
    Review code developed by other developers and provide feedback to ensure best practices (e.g., style guidelines, checking code in, accuracy, testability, and efficiency).
    Contribute to existing documentation or educational content and adapt content based on product/program updates and user feedback.
    Triage product or system issues and debug/track/resolve by analyzing the sources of issues and the impact on hardware, network, or service operations and quality.
    Requirements:
    Bachelors degree or equivalent practical experience.
    1 year of experience with software development in one or more programming languages (e.g., Python, C, C++, Java, JavaScript).
    1 year of experience with front-end and user interface development.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125592
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Haifa and Merkaz
    Job Type: Full Time
    We're the driving force behind Google's groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

    Responsibilities
    Plan and execute detailed analysis of CPU workloads within the Google Cloud infrastructure, analyze trends and map future requirements.
    Collaborate closely with architecture and modeling owners to understand design specifications and identify critical scenarios related to CPU performance and efficiency.
    Develop and implement custom workload generation tools and methodologies to simulate real-world usage patterns on Google Cloud platforms.
    Analyze the impact of machine learning applications on CPU usage, identifying opportunities for optimization and feature enhancements.
    Lead the investigation and development of metrics to measure CPU performance and efficiency, presenting findings to stakeholders and contributing to strategic decisions.
    Requirements:
    PhD degree in Electrical and Electronics Engineering, or equivalent practical experience.
    2 years of experience with software development in C++ programming language.
    1 years of experience with data structures or algorithms.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125615
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Haifa and Merkaz
    Job Type: Full Time
    In this role, you will be part of a team developing Application-specific integrated circuits (ASICs) used to accelerate networking in data centers. You will have multiple responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators.You will also be responsible for performance analysis for an end-to-end networking stack using your knowledge.
    The ML, Systems, and Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.

    We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Clouds Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
    Responsibilities
    Lead an ASIC subsystem.
    Understand how it interacts with software and other ASIC subsystems to implement data center networks.
    Define hardware/software interfaces. Write micro architecture and design specifications.
    Define efficient micro-architecture and block partitioning/interfaces and flows.
    Collaborate closely with software, verification, and physical design stakeholders to ensure the designs are complete, correct, and performant.
    Requirements:
    Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
    10 years of experience architecting networking ASICs from specification to production.
    Experience developing Register-Transfer Level (RTL) for ASIC subsystems.
    Experience with cross-functional engagement in micro-architecture, design, verification, logic synthesis, and timing closure.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125595
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Haifa and Merkaz
    Job Type: Full Time
    As a CPU Workload Analysis Researcher within Google Cloud's MSCA organization, you will be integral to developing silicon solutions powering Google's direct-to-consumer products. You will join a Research and Development team focused on analyzing and profiling workloads requirements within the Google Cloud environment. Your role will involve conducting in-depth research on CPU optimization, feature development, and ML usages over compute platforms, contributing to identifying key areas of investment and future opportunities. This role offers a unique opportunity to perform groundbreaking research with a significant impact on both research methodologies and industry products, within the server chip architecture team. Your work will directly influence the next generation of hardware experiences for millions of Google users and Cloud customers.

    The AI and Infrastructure team is redefining whats possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

    We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

    Responsibilities
    Plan and execute detailed analysis of CPU workloads within the Google Cloud infrastructure, analyze trends and map future requirements.
    Collaborate closely with architecture and modeling owners to understand design specifications and identify critical scenarios related to CPU performance and efficiency.
    Develop and implement custom workload generation tools and methodologies to simulate real-world usage patterns on Google Cloud platforms.
    Analyze the impact of machine learning applications on CPU usage, identifying opportunities for optimization and feature enhancements.
    Lead the investigation and development of metrics to measure CPU performance and efficiency, presenting findings to stakeholders and contributing to strategic decisions.
    Requirements:
    PhD in Electrical and Electronics Engineering, or equivalent practical experience.
    2 years of experience with software development in C++ programming language.
    1 years of experience with data structures or algorithms.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125612
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Haifa and Merkaz
    Job Type: Full Time
    The ML, Systems, and Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.

    We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Clouds Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.

    Responsibilities
    Build C/C++ firmware running on embedded processors with limited memory footprints on the SoCs.
    Develop tools to update and debug the firmware, enable emulation, chip bringup, and hardware debugging.
    Play key roles in emulation, chip bring up, and SoC deployment, and contribute to all layers of the data center software stack to deploy SoCs to production.
    Create code generators to generate C++ code based on hardware specifications.
    Requirements:
    Bachelor's degree in Computer Science, Computer Engineering, a related technical field, or equivalent practical experience.
    1 year of experience coding in C/C++.
    Experience with embedded systems/firmware design.
    Experience working with networking (e.g., Remote Direct Memory Access (RDMA) or packet processing and system design principles.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125621
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Merkaz
    Job Type: Full Time
    In this role, you will develop and maintain the data ingestion part of the platform, the part that connects to external sources and extracts the data.Google Cloud accelerates every organizations ability to digitally transform its business and industry. We deliver enterprise-grade solutions that leverage Googles technology, and tools that help developers build more sustainably. Customers in more than 200 countries and territories turn to Google Cloud as their trusted partner to enable growth and solve their most critical business problems.
    Responsibilities
    Set and communicate team priorities that support the organization's goals. Align strategy, processes, and decision-making across teams.
    Develop the mid-term technical goal and roadmap within the scope of the multiple teams. Evolve the roadmap to meet anticipated future requirements and infrastructure needs.
    Design, guide and vet systems designs within the scope of the broader area, and write product or system development code to solve ambiguous problems.
    Provide technical leadership on sources projects, involving participating in sessions, creating design documents, and conducting code reviews.
    Manage, develop, and mentor a team of skilled engineers, fostering a culture of collaboration and innovation and facilitating their career growth.
    Requirements:
    Bachelor's degree or equivalent practical experience.
    8 years of experience with software development in one or more programming languages (e.g., Python, C, C++, Java, JavaScript).
    5 years of experience in a technical leadership role; overseeing projects, with 2 years of experience in a people management, supervision/team leadership role.
    3 years of experience building and developing large-scale infrastructure or distributed systems.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125584
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Haifa and Merkaz
    Job Type: Full Time
    As a SoC Physical Design Engineer, you will collaborate with Functional Design, Design for Testing (DFT), Architecture, and Packaging Engineers. Additionally, you will solve technical problems with innovative micro-architecture and practical logic circuits solutions, while evaluating design options with optimized performance, power, and area in mind.

    The AI and Infrastructure team is redefining whats possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

    We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
    Responsibilities
    Define and drive the implementation of physical design methodologies.
    Take ownership of one or more physical design partitions or top level.
    Drive to the closure of timing and power consumption of the design.
    Contribute to design methodology, libraries, and code review.
    Define the physical design related rule sets for the functional design engineers.
    Requirements:
    Bachelors degree in Electrical Engineering or equivalent practical experience.
    4 years of experience with System on a Chip (SoC) cycles.
    Experience with advanced design, including clock/voltage domain crossing, DFT, and low power designs.
    Experience in high-performance, high-frequency, and low-power designs.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125578
    שירות זה פתוח ללקוחות VIP בלבד
    דיווח על תוכן לא הולם או מפלה
    מה השם שלך?
    תיאור
    שליחה
    תודה על שיתוף הפעולה
    מודים לך שלקחת חלק בשיפור התוכן שלנו :)
    Location: Haifa and Merkaz
    Job Type: Full Time
    We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

    Responsibilities
    Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
    Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools.
    Identify and write all types of coverage measures for corner-cases.
    Debug tests with design engineers to deliver functionally correct design blocks.
    Close coverage measures to identify verification holes and to show progress towards tape-out.
    Requirements:
    Bachelor's degree in Electrical Engineering or equivalent practical experience.
    8 years of experience with creating and using verification components and environments in standard verification methodology.
    Experience verifying digital logic at RTL level using SystemVerilog or Specman/E for FPGAs or ASICs.
    .המשרה מיועדת לנשים ולגברים כאחד
     
    Show more...
    הגשת מועמדות
    עדכון קורות החיים לפני שליחה
    125604
    שירות זה פתוח ללקוחות VIP בלבד
    מתוך 4