לוח משרות דרושים בפתח תקווה

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will use your ASIC design experience to be part of a team that develops the ASIC SoC from Plan of Record (POR) to Production. Creating SoC Level micro architecture definitions, RTL coding and all RTL quality checks. You will also have the opportunity to contribute to design flow and methodologies. You will collaborate with members of architecture, software, verification, power, timing, synthesis dft etc. You will face technical tests and develop/define design options for performance, power and area.

The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.

We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Clouds Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.

Responsibilities
Define the SoC/block level design document such as interface protocol, block diagram, transaction flow, pipeline etc.
Perform Register-Transfer Level (RTL) development (e.g., coding and debug in Verilog, System Verilog), function/performance simulation debug and Lint/Cyber Defense Center/Formal Verification/Unified Power Format checks.
Participate in synthesis, timing/power closure, and Application-Specific Integrated Circuit (ASIC) silicon bring-up.
Participate in test plan and coverage analysis of the block and SOC-level verification.
Participate in architecture feedback.

This internship is intended for students enrolled in their penultimate/final year of education in an accredited full-time Bachelor's or Master's degree program located in Israel. Participation in the internship program requires that you are located in Israel for this role for the duration of the internship program. Interns will be required to be available to work part time (minimum 2 days a week, maximum 4 days a week) alongside your studies for a minimum of 26 weeks starting early 2026 (starting in March, April or May) for the duration of the program. Individuals applying for this position will not be eligible for immigration sponsorship.

To start the application process, you will need an updated CV or resume and a current unofficial or official transcript in English. Click on the Apply button on this page and provide the required materials in the appropriate sections (PDFs preferred):
In the Resume Section: attach an updated CV or resume.
In the Education Section: attach a current or recent unofficial or official transcript in English.
Under Degree Status, select Now attending to upload a transcript.

Responsibilities
Create and support a productive and innovative team, working with peers, managers and teams.
Develop scripts to automate routine tasks.
Analyze information and evaluate results to choose the best solution to effectively solve problems.
Apply knowledge gained in computer science courses to real world problems.
Comply with all company health and safety policies, procedures and legal requirements.