רובוט
היי א אי
stars

תגידו שלום לתפקיד הבא שלכם

לראשונה בישראל:
המלצות מבוססות AI שישפרו
את הסיכוי שלך למצוא עבודה

מהנדס בדיקות

מסמך
מילות מפתח בקורות חיים
סימן שאלה
שאלות הכנה לראיון עבודה
עדכון משתמש
מבחני קבלה לתפקיד

לימודים
עומדים לרשותכם
חברות מגייסות
משרות מומלצות נוספות
מיין לפי:
הכי חדש
הכי מתאים
הכי קרוב
לפי איזה ישוב תרצה שנמיין את התוצאות?

דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
1 ימים
Check Point
Location: Tel Aviv-Yafo
Job Type: Full Time and Hybrid work
Why Choose Us?

Check Point seeks a dynamic automation engineer with a robust passion for load and performance. You'll be a vital contributor to SASE product development, crafting and executing quality coordination and automation testing strategies. Your role includes suggesting solutions to identified quality issues and designing, developing, and executing performance testing strategies for our cybersecurity solutions. Based in Tel Aviv (hybrid), this position demands a strong technical automation background, proficiency in performance testing tools, and a commitment to delivering top-notch software.

About Us

Check Point is a global cybersecurity leader, renowned for its advanced software and hardware solutions. Specializing in firewall and VPN technologies, Check Point is at the forefront of safeguarding organizations and individuals from diverse cyber threats such as malware and phishing attacks. With a commitment to security across networks, endpoints, and cloud environments, Check Point's innovative approach extends to Secure Access Service Edge (SASE).

Key Responsibilities
Develop and maintain automation frameworks for R&D products.
Design, automate, and implement test cases for various products, leveraging the latest technologies.
Apply integrated testing processes for new and existing products using cutting-edge tools.
Provide timely and meaningful feedback by reviewing requirements, specifications, and technical design documents.
Utilize different testing techniques, including UI testing, automated testing, and test-driven development strategies.
Collaborate with manual QA to enhance automation flows.
Create testing tools to augment QA capabilities.
Build load and performance testing frameworks.
Identify key KPIs for product quality.
Challenge methodologies and tools, striving for continuous improvement.
Proactively monitor and analyze performance metrics, identifying potential issues.
Experience with configuring monitoring tools like Grafana.
Requirements:
3 years of experience with automation tools and processes, focusing on performance.
Experience with Java and JSystem.
2 years of experience working on high-traffic networks with networking knowledge.
3 years of experience with cloud-based technologies, particularly AWS.
Experience in API testing and performance testing.
High attention to detail.
Advantages:

Experience with containerization technologies such as Docker or Kubernetes.
Familiarity with performance testing tools like JMeter, LoadRunner, or Gatling.
Proficiency in performance testing and performance monitoring tools.
Good understanding of network protocols (HTTP, HTTPS, TCP/UDP, Routing).
Knowledge of tunnels, VPNs, and configuring firewalls.
Experience in testing web applications.
.המשרה מיועדת לנשים ולגברים כאחד
 
Show more...
הגשת מועמדות
עדכון קורות החיים לפני שליחה
66004
שירות זה פתוח ללקוחות VIP בלבד
דיווח על תוכן לא הולם או מפלה
מה השם שלך?
תיאור
שליחה
תודה על שיתוף הפעולה
מודים לך שלקחת חלק בשיפור התוכן שלנו :)
5 ימים
Google Israel
Location: Tel Aviv-Yafo
Job Type: Full Time
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Our mission at Google System Infrastructure is to build the best Cloud in the world for Google services and for cloud customers, by solving real world business challenges of performance, cost and scale, utilizing unique hardware, software, and system solutions.

As a Senior Automatic Test Pattern Generation (ATPG) Engineer, you'll work closely with various teams within the design process from architecture and frontend design, verification, and backend engineers to deliver the confidence needed in the design of the chip. You will be responsible for achieving manufacturing quality goals (coverage, Defective Parts Per Million (DPPM), etc.), reducing test cost, increasing production quality, and enhancing yield. You will also participate in silicon debug of structural tests.
Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.

Responsibilities
Oversee methodology, flows development, and automation for DFT ATPG in the overall ASIC design flow including analysis, insertion, assimilation in physical design flow, SDC, GL-SDF simulations, etc.
Define and complete all Test Design Rule Checks (TDRC) and design changes to fix TDRC violations to achieve high test quality.
Work with external vendors involved in implementing and validating test vectors. Generate structural vectors, analyze and debug scan coverage, and validate the vectors on Gate Level Simulator.
Work closely with the Physical Design team for mutual flows development and optimization such as scan insertion, chain reordering, patterns generation, coverage, compression ratio, ATPG power aware, formality, SDC modes.
Work with Post Silicon Engineering groups globally to develop mutual DFT flows and debug DFT at Post Silicon over ATE/System.
Requirements:
Minimum qualifications:
Bachelor's degree in Electrical/Computer Engineering, Computer Science, or equivalent practical experience.
Experience with fault modeling Stuck-at, Transition, Path Delay, SDD, IDDQ, and other advanced fault models.
Experience in SoC cycles including DFT Specifications, pre silicon development, silicon bringup, and silicon debug.
Experience with DFT/ATPG/Physical Design flows co-development and assimilation using TCL or Python.
Experience with RTL Design for coding of DFT related logic.

Preferred qualifications:
Experience with physical design flows (e.g., Synthesis, Place and Route tools (P&R), or Static Timing Analysis (STA)).
Experience with STA constraints development and analysis for DFT modes and SDF simulations.
Experience with Verilog/System Verilog RTL Coding and/or Verification.
.המשרה מיועדת לנשים ולגברים כאחד
 
Show more...
הגשת מועמדות
עדכון קורות החיים לפני שליחה
66406
שירות זה פתוח ללקוחות VIP בלבד
משרות שנמחקו