לוח משרות דרושים מהנדס חומרה

required Hardware Compliance Engineer
Check Point is looking for a driven Hardware Compliance Engineer to join our dedicated team at Check Point. We seek an individual who possesses a passion for ensuring products meet high standards of compliance and who thrives on solving intricate technological challenges with a proactive and continuous improvement mindset.

Your Impact & Responsibilities
Certifications:

Carry out Information Technologies/Electronics Hardware device certifications.
Adhere to Check Point policy in product certifications.
Maintain product compliances.
New Product Introduction to R&D and Original Design Manufacture (ODM) Interfaces:

Collaborate with R&D design teams.
Determine and interpret with R&D team, the relevant regulatory standards in products System Requirements Specifications and Engineering Changes. Mitigate compliance issues in early design phase.
Communicate with ODMs/OEMs and testing labs.
Oversee product lifecycle certifications.
Approvals and Financial Aspects:

Assess regional certification cost-effectiveness.
Handle certification budget plan.
Keep the company certification portal updated.
Advise on compliance to the company and partners.
Job Id: 19092

We are looking for a motivated Security System Architect with a background in security to work on securing next generation portfolio products. The Security Architect will be responsible for understanding the product and customer requirements, and working to define security requirements, architecting, and designing security measures for hardware and firmware components. The Security Architect must be familiar with industry-standard security practices and have experience working with security across all cross sections of silicon, hardware, firmware, virtualization layers and operating system (OS).

Microsofts mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.

We are committed to a diverse and inclusive workplace and strongly encourage applicants from all backgrounds and walks of life. Difference makes us better.
You will be on the leading edge of edge computing, building lasting relationships with various cross-functional groups to deliver secure and innovative silicon solutions. You are expected to be technologically versatile, work with limited direction, have attention to detail and be able to provide crisp status of progress, issues, and risks on the program to the management team.

Responsible for translating product/customer requirements into architecture specifications and engineering requirements for the SoC; hardware, firmware, and the OS
Responsible for definition of end to end flow of Security Features that span multiple sub systems transcending from manufacturing of the device all the way to server-side services, and through device use-cases
Work with hardware and software teams to ensure architecture meets customer needs
Responsible for creating System Threat models, and conducting regular security assessments and audits on security design to identify vulnerabilities, assessing security risk and develop design and mitigation strategies to ensure the best for our customers
Solid understanding of security primitives, security ciphers, threat vectors, security mitigation strategies to close identified vulnerabilities
Staying up to date with the latest security trends, threats, and technologies

required Board Design Engineer

You'll be joining our Cisco Silicon One team which is the center of Ciscos ASIC design.
Our engineers deal with all chip design aspects: from definition, architecture, coding to physical design and signoff.
Lab post silicon electrical characterization very high speed interfaces characterization and compliance to spec, silicon electrical validation including power, speed, process, packaging thermal and more.
High usage with lab high speed / RF equipment and automation.
We use the latest silicon technologies and processes to build largest scale and most complex devices at the edge of feasibility.

required Silicon and Package Technology Engineer
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Google's mission is to organize the world's information and make it universally accessible and useful. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.


As a Silicon and Package Technology Engineer, you will be responsible for the design and characterization of signal and power integrity of our Integrated Circuit (IC) designs. You will design the external electrical interfaces of the device, from their Signal/Power-integrity and electrical usage perspectives. You'll set up methodologies, perform simulations, silicon characterization and correlations to ensure our IC designs meet systems design budgets and achieve the highest performance. You will work with systems architects, ASIC design, systems engineers, and partner cross-functionally with teams and external vendors/partners.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Own the electrical aspect of integrating advanced Physical IPs (e.g., PLLs, SERDES, DDR and GPIOs).
Run Advanced Electrical Analysis using HSPICE/other circuit simulators.
Own chip/package electrical analysis, timing analysis, PDN design and creation of package design templates, guidelines and sign-off criteria.
Drive package trial layouts for physical/electrical aspects investigations.
Run deep and thorough electrical analysis in the lab using advanced measurement equipment.

required Hardware Emulation Engineer, Google Cloud
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

As a Hardware Emulation Engineer, you will help develop and maintain emulation infrastructure, tools, and workflow methodologies supporting ASIC projects. You will provide excellent emulation infrastructure and methodologies for supporting these projects.

In this role, you will work directly with other emulation team members as well as designers, verification engineers, and Software teams. You will work with external vendors, lab support teams, networking, security, electronic design automation (EDA) tooling, and methodology teams to deliver emulation based prototyping capabilities for ASIC projects. You will also assist in compiling projects specifying prototyping platforms, debugging issues in both infrastructure and design, and assisting in the hardware, lab bring up, and verification of ASIC systems.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Help maintain and upgrade emulation infrastructure and act as a primary interface to emulation vendors.
Explore emulation methodologies, gather feedback from the team, and implement emulation workflows and methodologies.
Create tooling and automation to support emulation EDA tools, licensing, and job management in Google infrastructure.
Support Emulation team members with debugging hardware, tooling, and project specific issues.
Help bring up external interfaces (e.g., USB, PCIe, Ethernet, etc.) on the emulation platforms, and create standalone test cases for tool issues encountered in the emulation compile and runtime flows.

required Formal Verification Engineer, Google Cloud
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Our mission at Google System Infrastructure is to build the best cloud in the world for Google services and for Google Cloud customers, by solving real world business challenges of performance, cost, and scale, utilizing unique hardware, software, and system solutions. To better serve the rapidly evolving cloud needs, Google is establishing a team in Israel to develop custom chips for servers. In this role, you'll perform formal verification of design properties of complex ASIC designs. You will collaborate closely with design and verification engineers to define meaningful properties that capture the design intent of a logic block and constraints on its input stimulus. You'll also help define and improve design and verification methodologies that allow you to achieve formal verification closure.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities
Plan the formal verification strategy and create the properties and constraints for complex digital design blocks.
Utilize formal property verification tools combined with formal verification closure techniques to verify properties.
Resolve difficult to verify properties. Contribute improvements to methodologies to enhance formal verification results.
Architect and implement reusable formal verification components.

required Silicon Hardware Technology Engineer
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

As a Silicon Hardware Technology Engineer, you will be performing electrical in-depth characterization of third-party IPs for our design (SerDes, PLL, DDR, GPIOs, LDOs, etc.), as a critical part of the third-party IP selection process.

In this role, you will work with systems architects, ASIC designers, systems engineers, and partners cross-functionally with teams and external vendors/partners.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities
Own the electrical aspects of the IP selection process for various analog IPs such as SERDES, DDR, D2D, GPIOs, PLLs, LDOs etc.
Run advanced Electrical Analysis of these IPs using HSPICE/Other circuit simulators.
Run through electrical characterization of these IPs in the Lab using the most advanced measurement equipment.

required Physical Design Engineer, Static Timing Analysis
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Work closely with multiple teams like architecture, Logic Design, DFT, and physical design from early stages to define and implement constraints for the various modes through timing convergence to full signoff.
Define overall Static Timing Analysis (STA) methodology, STA infrastructure, and sign-off convergence flows.

required Hardware/Electrical Engineering Intern, 2024
As an Electrical Engineering Intern in the domain of VLSI (Very Large-Scale Integration) you will work on designing, developing and verifying next generation chips for Googles Cloud Compute Infrastructure. You will have the opportunity to collaborate with engineers from various parts of the org to help develop Googles next generation SOC (systems on chip)


This internship is intended for students in their penultimate year of an accredited full-time degree program in the EMEA region who will be returning to their degree program after the completion of the internship. Participation in the internship program requires that you are located in one of the specific country locations identified for this role for the duration of the internship program. Interns will be required to be available to work full-time for a minimum of 12 weeks over the Summer 2024 for the duration of the program.
Google is and always will be an engineering company. We hire people with a broad set of technical skills who are ready to address some of technology's greatest challenges and make an impact on millions, if not billions, of users. At Google, engineers not only revolutionize search, they routinely work on massive scalability and storage solutions, large-scale applications and entirely new platforms for developers around the world. From Google Ads to Chrome, Android to YouTube, Social to Local, Google engineers are changing the world one technological achievement after another.

Responsibilities
Responsibilities and detailed projects will be determined based on your educational background, interest, and skills.

required SoC Design Verification Engineer, Google Cloud
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

As an SoC Design Verification Engineer, you will work as part of a Research and Development team, and your responsibilities will include building verification components, constrained-random testing, system testing, and verification closure. As part of our server chip design team, you will use your design and verification expertise to verify complex digital designs. You will collaborate closely with design and verification engineers in active projects and perform verification. Using your UVM and SystemVerilog coding and problem-solving skills, you'll build efficient and effective constrained-random verification environments that exercise designs through their corner-cases and expose all types of bugs. You will be responsible for the full lifecycle of verification which can range from verification planning, test execution or collecting and closing coverage. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools.
Identify and write all types of coverage measures for stimulus and corner-cases.
Debug tests with design engineers to deliver functionally correct design blocks.
Close coverage measures to identify verification holes and to show progress towards tape-out.