We are looking for a Senior Verification engineer to be a significant part in developing a complex and innovative SOC chip in a start-up company.
Taking full ownership of entire domain, defining the verification strategy, writing, and executing verification plan in system Verilog UVM.
About Us:
VLSI group is responsible for the development of next generation SOC for AI Compute. The development starts from product definition through architecture, design, verification and up to implementation.
The complex SOC is a high-performance device runn
Requirements: 7+ years of experience as a Verification engineer.
B.Sc./M.Sc. degree in electrical/computer engineering from a leading university
Experience in pre-silicon functional unit level/fullchip verification.
Experience in leading block/cluster verification from scratch
Experience in system Verilog UVM.
Experience in verification of complex SOC and designs.
Experience with AMBA protocols and NOC subsystem is an advantage
Experience with CPU subsystem is an advantage
Experience with PCIe is an advantage
.המשרה מיועדת לנשים ולגברים כאחד